|
个人信息Personal Information
副教授
博士生导师
硕士生导师
教师英文名称：Xueqing Li
教师拼音名称：Li Xueqing
电子邮箱：xueqingli@tsinghua.edu.cn
学历：研究生(博士)毕业
办公地点：清华大学罗姆电子工程馆4304
性别：男
联系方式：+86-10-6278-0591
学位：博士学位
毕业院校：清华大学
个人主页：https://nics.ee.tsinghua.edu.cn/people/Xueqing/
- Chengyu Huang, Kezhuo Ma, Chenxi Jia, Sihao Chen, Ruiqi Zhao, Xinyu Zhou, Nan Sun, Huazhong Yang, Xueqing Li, "A 16-Bit 10-GS/s DAC Achieving > 65 dBc SFDR and < -75 dBc IM3 up to the Nyquist in 28nm CMOS," IEEE Journal of Solid-State Circutis.
- Chengyu Huang, Kezhuo Ma, Chenxi Jia, Sihao Chen, Ruiqi Zhao, Xinyu Zhou, Nan Sun, Huazhong Yang, Xueqing Li, "A 16-Bit 10-GS/s DAC Achieving > 65 dBc SFDR and < -75 dBc IM3 up to the Nyquist in 28nm CMOS," IEEE Journal of Solid-State Circutis.
- Sihao Chen, Chengyu Huang, Huazhong Yang, Xueqing Li, "A 28nm 8-Bit 32-GS/S DAC Achieving > 55dBc/> 40dBc SFDR Up to 5.2GHz/13.6GHz Using 4-Channel NRZ Time-Interleaving with Background Calibration for Direct Digital Signal Synthesis," 2025 IEEE European Solid-State Electronics Research Conference (ESSERC).
- Sihao Chen, Chengyu Huang, Huazhong Yang, Xueqing Li, "A 28nm 8-Bit 32-GS/S DAC Achieving > 55dBc/> 40dBc SFDR Up to 5.2GHz/13.6GHz Using 4-Channel NRZ Time-Interleaving with Background Calibration for Direct Digital Signal Synthesis," 2025 IEEE European Solid-State Electronics Research Conference (ESSERC).
- Hongtao Zhong, Zijie Zheng, Zhonghao Chen, Taixin Li, Zuopu Zhou, Leming Jiao, Xiaoyang Ma, Hongyang Jia, Huazhong Yang, Chen Jiang, Thomas Kampfe, Kai Ni, Xiao Gong, Xueqing Li, "Enabling Energy-Efficient and High-Density eDRAM-LUT-Based Computing-in-Memory Using Anti-Ferroelectric Transistors," 2025 IEEE European Solid-State Electronics Research Conference (ESSERC).
- Hongtao Zhong, Zijie Zheng, Zhonghao Chen, Taixin Li, Zuopu Zhou, Leming Jiao, Xiaoyang Ma, Hongyang Jia, Huazhong Yang, Chen Jiang, Thomas Kampfe, Kai Ni, Xiao Gong, Xueqing Li, "Enabling Energy-Efficient and High-Density eDRAM-LUT-Based Computing-in-Memory Using Anti-Ferroelectric Transistors," 2025 IEEE European Solid-State Electronics Research Conference (ESSERC).
- Teng Yi, Yaojie Zheng, Yangkun Hou, Huazhong Yang, Xueqing Li, Chen Jiang, "A 7T2C Pixel Circuit Compensating for TFT Threshold Voltage in Active-Matrix Simultaneous Neurostimulation," IEEE Journal of the Electron Devices Society.
- Teng Yi, Yaojie Zheng, Yangkun Hou, Huazhong Yang, Xueqing Li, Chen Jiang, "A 7T2C Pixel Circuit Compensating for TFT Threshold Voltage in Active-Matrix Simultaneous Neurostimulation," IEEE Journal of the Electron Devices Society.
- Guodong Yin, Yiming Chen, Mingyen Lee, Xirui Du, Yue Ke, Wenjun Tang, Zhonghao Chen, Mufeng Zhou, Jinshan Yue, Huazhong Yang, Hongyang Jia, Yongpan Liu, Xueqing Li, "Hybrid SRAM/ROM Compute-in-Memory Architecture for High Task-Level Energy Efficiency in Transformer Models with 8928-kb/mm2 Density in 28-nm CMOS,"IEEE Journal of Solid-State Circutis.
- Guodong Yin, Yiming Chen, Mingyen Lee, Xirui Du, Yue Ke, Wenjun Tang, Zhonghao Chen, Mufeng Zhou, Jinshan Yue, Huazhong Yang, Hongyang Jia, Yongpan Liu, Xueqing Li, "Hybrid SRAM/ROM Compute-in-Memory Architecture for High Task-Level Energy Efficiency in Transformer Models with 8928-kb/mm2 Density in 28-nm CMOS,"IEEE Journal of Solid-State Circutis.
- Wenbin Jia, Yifan He, Xiang Li, Yixuan Xie, Zongle Huang, Wenxun Wang, Boju Chen, Yaolei Li, Jinshan Yue,Xueqing Li, Huazhong Yang, Hongyang Jia, Yongpan Liu, "18-3: Pro-Cache-CIM: A 28nm 69.4TOPS/W Product-Cache-based Digital-Compute-in-Memory Macro Leveraging Data Locality Pattern in Vision AI tasks," CICC 2025.
- Wenbin Jia, Yifan He, Xiang Li, Yixuan Xie, Zongle Huang, Wenxun Wang, Boju Chen, Yaolei Li, Jinshan Yue,Xueqing Li, Huazhong Yang, Hongyang Jia, Yongpan Liu, "18-3: Pro-Cache-CIM: A 28nm 69.4TOPS/W Product-Cache-based Digital-Compute-in-Memory Macro Leveraging Data Locality Pattern in Vision AI tasks," CICC 2025.